Posts

Pull-up and Pull-down ratios of NMOS

The Full adder VHDL code and Testbench